
Clock Generator for IntelAlviso Chipset
CY28442-2
....................... Document #: 38-07691 Rev. *B Page 1 of 19
400 West Cesar Chavez, Austin, TX 78701
1+(512) 416-8500
1+(512) 416-9669
www.silabs.com
Features
Compliant to Intel CK410M
Supports Intel Pentium-M CPU
Selectable CPU frequencies
Differential CPU clock pairs
100 MHz differential SRC clocks
96 MHz differential dot clock
48 MHz USB clocks
SRC clocks independently stoppable through
CLKREQ#[A:B]
96 /100 MHz Spreadable differential clock.
33 MHz PCI clock
Low-voltage frequency select input
I2C support with readback capabilities
Ideal Lexmark Spread Spectrum profile for maximum
electromagnetic interference (EMI) reduction
3.3V power supply
56-pin TSSOP package
CPU
SRC
PCI
REF
DOT96
USB_48
x2 / x3
x5/6
x 6
x 2
x 1
Block Diagram
Pin Configuration
USB
IREF
VDD_CPU
REF
VDD_REF
CPUT_ITP/SRCT7
CPUC_ITP/SRCC7
VDD_CPU
VDD_48MHz
96_100_SSCT
96_100_SSCC
DOT96T
DOT96C
VDD_48MHz
VDD_48
Divider
14.318MHz
Crystal
PLL1
CPU
PLL2
96MSS
PLL3
FIXED
I2C
Logic
PLL Reference
XIN
XOUT
PCI_STP#
FS_[C:A]
VTTPWR_GD#/PD
SDATA
SCLK
CPUT
CPUC
SRCT[1:5]
CPUC[1:5]
VDD_SRC
PCI
VDD_PCI
PCIF
VDD_PCI
CPU_STP#
CLKREQ[A:B]#
PCI2/SEL_CLKREQ**
**96_100_SEL/PCIF1
CY2
844
2-2
56 pin TSSOP/SSOP
56
55
54
53
52
51
50
49
48
47
46
45
44
43
42
41
40
39
38
37
36
35
34
33
32
31
30
29
VSS_REF
VDD_REF
PCI3
PCI4
PCI5
VSS_PCI
VDD_PCI
ITP_EN/PCIF0
VDD_48
FS_A/48M_0
VSS_48
DOT96T
DOT96C
FS_B/TESTMODE
96_100_SSCT
96_100_SSCC
SRCT1
SRCC1
VDD_SRC
SRCT2
SRCC2
SRCT3
SRCC3
SRCT4_SATA
SRCC4_SATA
VDD_SRC
VTTPWRGD#/PD
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
1
2
3
4
5
6
7
PCI_STP#
CPU_STP#
FS_C(TEST_SEL)/REF0
REF1
VSSA2
XIN
VDDA2
XOUT
SCLK
VSS_CPU
CPUT0
CPUC0
VDD_CPU
CPUT1
CPUC1
IREF
VSSA
VDDA
CPU2T_ITP/SRCT7
CPU2C_ITP/SRCC7
VDD_SRC_ITP
CLKREQA#/SRCT6
CLKREQB#/SRCC6
SRCT5
SRCC5
VSS_SRC
SDATA